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Abstract
Graphene exhibits exciting properties which make it an appealing candidate for use in electronic devices. Reliable
processes for device fabrication are crucial prerequisites for this. We developed a large area of CVD synthesis and
transfer of graphene films. With patterning of these graphene layers using standard photoresist masks, we are able
to produce arrays of gated graphene devices with four point contacts. The etching and lift off process poses
problems because of delamination and contamination due to polymer residues when using standard resists. We
introduce a metal etch mask which minimises these problems. The high quality of graphene is shown by Raman
and XPS spectroscopy as well as electrical measurements. The process is of high value for applications, as it
improves the processability of graphene using high-throughput lithography and etching techniques.
Background
Graphene has many potential applications including
micro-nanoelectronics, sensors and transparent electro-
nics. For applications in electronics, the reliability of
processing of graphene is a major obstacle. The proces-
sing of graphene requires a transfer or growth on an
insulating substrate, its patterning and subsequent con-
tacting. With recent development of large scale synthesis
of graphene layers [1-4], its use in high volume applica-
tions has become a serious option. Especially suitable
for electronics is large scale chemical vapour deposition
(CVD) growth of graphene on metal surfaces, as good
quality graphene in an acceptable thermal budget has
been reported [5,6]. Recently, large-scale transfer and
patterning of graphene have been shown by [7,8]. In
order to fabricate graphene-based devices, lithographic
patterning is used to make etch masks, using standard
positive or negative resists. This is followed by oxygen-
based plasma to remove graphene, and subsequent
removal of the residual resist.
Each of these processing steps may affect the quality
of the graphene as defects can be created, and contami-
nants can be introduced. While contaminants or solvent
residues may be reduced by annealing and/or cleaning
procedures, polymers residues are difficult to remove
with these techniques. Harsh cleaning conditions may
cause introduction of defects to the graphene layers or
its delamination due to the absence of interfacial bonds
to the substrate. Recently, the substrate effects and pos-
sible capture of contaminants under the graphene layers
have been discussed [9].
In this article, we show reliable processing of graphene
on insulating substrates to produce high quality gra-
phene field effect transistor (FET) devices. CVD gra-
phene grown on copper was used, which was analysed
by various methods after transfer. The patterning of gra-
phene is of note, as this step was found to be unreliable
using conventional methods, i.e. by the use of polymers
as etch masks [7,8]. In our experiments, delamination of
graphene occurred when removing the mask after etch
treatment. This may be attributed to the low adhesion
of graphene to the substrate in absence of chemical
bonds. In order to deal with this problem, we have
introduced metal patterns as etchmask. The graphene is
covered with a Ni mask which is later removed by non-
oxidizing acids. The process flow further avoids the
exposure of the active graphene layers with polymers
during plasma processing, reducing the possibility of
polymer residues.
Results and discussion
CVD-grown films on Cu of typically 1 × 1 cm
2 were
transferred onto SiO2 and characterised by XPS and
AFM. The XPS spectrum is shown in Figure 1 (left).
The main fit has the characteristic asymmetry of
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amorphous, aliphatic and sp
3 bonds, indicating that
some contaminants were residing on graphene. An
AFM scan (Figure 1, right) of the graphene after transfer
to the SiO2 shows some cracked regions and impurities
on the graphene, partly in big clusters, indicating poly-
mer fragments coming from the transfer process. The
minimum height of the flakes was between 1 and 2 nm,
indicating mono- or bilayer graphene. The large 2D
(approx. 2665 cm
-1)t oG (approx. 1580 cm
-1) peaks
ratio shown in the inset supports this. The Raman spec-
trum also shows some defects as a small visible D peak
(approx. 1350 cm
-1). This could also indicate the pre-
sence of impurities.
The graphene films were now patterned using optical
lithography with negative resist followed by ICP plasma
etch on an Oxford Instruments Plasmalab 200 in Ar/O2
atmosphere. The etch time ranged from 15 s to 2 min
and plasma power between 100 and 500 W. The sub-
strate holder was cooled by helium flow, and a heating
of the substrate causing a possible crosslinking of the
polymer resist cannot be ruled out. A 30 s treatment in
a barrel asher (Diener) under O2 plasma was also tried.
{ A Q :P l e a s es u p p l ym i s s i n gw o r do rp h r a s eb e t w e e n
“with” and “O2“ in the sentence, “A barrel asher...” }A
range of resist was investigated in our study which
included AZ nLOF 2070 (~500 nm), maN-2403 (~ 300
nm) and S1813 (~ 1 μm). Bilayers photoresist masks
using AZ nLOF 2070 as top layer and PMMA (450 k)
or LOR-10B as bottom layers were also used. As delami-
nation occurred during lift off of these resists, we cre-
ated a processing procedure using a metal hard mask as
shown in Figure 2. The optical images in Figure 3 depict
several micron-sized structures formed using the two
masks. The adhesion of photoresist to graphene after
plasma treatment is stronger than the adhesion of
graphene to substrate, which causes graphene to delami-
nate when photoresist is removed (Figure 3, right).
Adhesion of Ni mask with graphene does not present
this problem both because Ni removal is a chemical
reaction, and interaction of graphene with Ni is not
expected to be very different from its interaction with
the oxide substrate. The very small D peak in Raman
spectrum of etched graphene (Figure 3, left, inset)
shows that the impurity concentration is low. This may
be attributed to chemical action of acid on organic
removing impurities. This observation was made repeat-
edly in our studies.
The optical image of an FET device is shown in Figure
4. The width of graphene ribbons is 4 μm, which is
same as the distance between the electrodes. The tran-
sistor measurements were done between the two inner
electrodes, and the gate voltage was applied from the
backside of the substrate. An array of devices was stu-
died, and transistor characteristics for one of them are
s h o w ni nF i g u r e4( r i g h t ) .T h ec h a r g en e u t r a l i t yp o i n t
for the device occurs at 18 V and indicates that
Figure 1 Characterisation of as transferred graphene on SiO2 substrates. On left XPS spectrum shows good quality graphene, on right AFM
image shows presence of large flakes of graphene with some contamination (marked by circles) and cracks (marked by rectangles). The Raman
spectrum of monolayer graphene obtained from the sample is shown in inset.
Figure 2 Schematic of processing for graphene. In first step,
graphene is transferred on to suitable substrates and Ni etch mask
is created on it in second step. Plasma etching and removal of Ni
produced patterned graphene, which is then contacted in the last
step using standard liftoff process.
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The slope of graph near charge neutrality points can be
used to estimate the field effect mobility [10]. Using the
device dimensions of L =4μm, W =1 6μm, transcon-
ductance, gm =2 . 5μA / V( s e eF i g u r e4 ) ,s o u r c e - d r a i n
voltage, Vsd = 50 mV, alumina dielectric constant εr =
9.34, its thickness h = 60 nm, and the formula, μFE =
(hgm/ε0εr)L/WVsd, we get μFE ~9 0c m
2/(V s). This value
does not match the high values obtained from the exfo-
liated graphene in transistor measurements [11], but to
our knowledge, the obtained mobilities are close to the
highest reported using CVD graphene on oxide sub-
strates with standard lithographic processing [12].
However, these studies have to use e-beam lithography
for contacting individual flakes, which is not a scalable
process. Further, in our studies, we have used substrates
without optimisation of the influence of underlying
trapped charges and impurities. These might be crucial,
as the graphene films undergo a liquid-based transfer
process. We expect that a considerable improvement
can be reached when those limiting factors are
optimised.
Conclusions
CVD growth has been shown to give large area mono-
or bilayer graphene. We produced FET devices arrays
Figure 3 On the right severe delamination of graphene caused by resist (blue) removal. With metal mask no delamination occurs as
shown on left (scale bar represents 10 μm). The inset shows typical Raman spectrum of etched graphene, note the smaller barely noticeable D
peak (approx. 1350 cm
-1) compared to Figure 1.
Figure 4 Graphene ribbons contacted from top on Al2O3 substrates with nickel contacts. The FET measurements were taken between
two inner electrodes as source and drain, and substrate was gated from back. On the right, an Isd - Vg characteristic of the device is shown at
Vsd of 50 mV.
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were able to minimize delamination of underlying gra-
phene films, which often occured when using standard
resist. Further, the introduction of metal hardmask
seems to have a minimal impact on the graphene and
does prevent contamination by polymer residues. The
l a r g ea r e ap r o c e s s i n gs h o w nh e r ew i l lo p e no p p o r t u -
nities for graphene in industrial settings.
Methods
Graphene was produced by CVD on copper foils at a
temperature of 1000°C using methane as a carbon pre-
cursor [5]. The foils get coated with carbon on both
sides. One side was spin-coated with PMMA, while on
the other side, the carbon coating was mechanically
removed. The foil was placed in an etchant (1 M FeCl3)
to remove copper. The resulting film was cleaned with
D Iw a t e r .T h eg r a p h e n el a y e ro nt h ef i l mw a st h e n
pressed onto substrates while heated at the same time
in a mechanical press. After 45 s, the support layer was
dissolved in acetone and substrates were placed in
chloroform for further cleaning. These substrates were
then analysed with XPS, AFM and Raman spectroscopy.
The XPS spectrometer used a monochromatised Al Ka
X-ray source with a resolution of 0.7 eV. For AFM an
Asylum MFP-3D with standard silicon tip was
employed. The Raman spectra were taken with a laser
excitation of 633 nm on a Horiba Jobin-Yvon Labram
spectrometer using a 100 × magnification. Silicon sub-
strate with 300 nm of oxide on top was used for charac-
terising transferred graphene.
Electrical measurements were done on heavily doped
silicon with 60 nm of Al2O3 on top as substrates. Liftoff
pattern were applied on top of graphene using a resist
bilayer. Nickel (30 nm) was evaporated on the substrates
and followed by a liftoff. This produced an etchmask of
Ni sitting on top of graphene. The samples were then
etched in O2 plasma in a barrel etcher to transfer the
pattern on Ni to graphene underlayer. Nickel coating
was finally removed using dilute HCl (1 M, 2 h).
Another liftoff pattern was made on top for contacting
graphene, using same process as above. Nickel contacts
were deposited and a liftoff was performed again. The
overall process is shown in Figure 2. The electrical char-
acterisation of devices was done on a Suss mechanical
four probe station, with Keithley 2400 sourcemeters.
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